Product Overview: Miss Univers: HW/SW Co-verification + RTL Simulator + SW Debugger + ISS by Adveda

Miss Univers: HW/SW Co-verification + RTL Simulator + SW Debugger + ISS

sponsored by Adveda

Posted:	10 Feb 2004
Published:	01 Jan 2004
Format:	HTML
Length:	1 Page(s)
Type:	Product Overview
Language:	English

ABSTRACT:

Miss Univers is the Marvelous Integrated System Simulator of AdvEDA�s Unified verification solutions. Miss Univers is a complete HW/SW co-verification tool for multi-processor SOC architectures, offering extensive debug capabilities, fast simulation and emulation support. It includes an RTL simulator as well as a multi-core IDE with most fascinating debug features and configurable user-friendly graphical user interface.

BROWSE RELATED RESOURCES

View All Resources sponsored by Adveda

BROWSE RELATED PRODUCTS:

Software

Miss Univers

Search the Library

Find white papers, case studies and product literature on Java and related topics.

Library Home | Advertise with Us | Partner with Us

Enterprise Java Research Library Copyright © 1998-2005 Bitpipe, Inc. All Rights Reserved.
Designated trademarks and brands are the property of their respective owners.
Use of this web site constitutes acceptance of the Bitpipe Terms and Conditions and Privacy Policy.
webmaster@techtarget.com